NM27C240 4,194,304-Bit (256k x 16) High Performance CMOS EPROM

General Description

The NM27C240 is a high performance Electrically Programmable UV erasable ROM (EPROM). It contains 4,194,304 bits configured as 256k x 16 bits. It is offered in both erasable versions for prototyping and early production applications as well as non-erasable, plastic packaged versions that are ideal for high volume and automated assembly applications.

The NM27C240 operates from a single 5V $\,\pm\,10\%$ supply in the read mode.


The NM27C240 is offered in both DIP and surface mount packages. The DIP package is a 40-pin dual-in-line ceramic with a quartz window to allow erasing. The surface mount package is a 44-pin PLCC that is offered in OTP.

This EPROM is manufactured using National's proprietary 0.8 micron CMOS AMG™ EPROM technology for an excellent combination of speed and economy while providing excellent reliability.

Features

- High performance CMOS
 - 120 ns access time
- Fast turn-off for microprocessor compatibility
- Simplified upgrade path
 - V_{PP} and PGM are "Don't Care" during normal read operation
- Compatible with 27240 and 27C240 EPROMs
- JEDEC standard pin configuration
 - -- 40-pin DIP package
 - 44-pin PLCC package
- Manufacturer's identification code
- Fast programming algorithm


Block Diagram




Connection Diagrams

DIP PIN CONFIGURATIONS

DIP NM27C240





27C210	27C220	27C280
Vcc	Vcc	V _{CC}
XX/PGM	PGM	A17
NC	A16	A16
A15	A15	A15
A14	A14	A14
A13	A13	A13
A12	A12	A12
A11	A11	A11
A10	A10	A10
A9	A9	A9
GND	GND	GND
A8	8A	8A
A7	A7	A7
A6	A6	A6
A5	A5	A 5
A4	A4	A4
А3	A3	А3
A2	A2	A2
A1	A1	A1
A0	A0	A0

TL/D/11949~2

Note: Compatible EPROM pin configurations are shown in the blocks adjacent to the NM27C240 pins.

Commercial Temperature Range (0°C to +70°C) $V_{CC} = 5V \pm 10\%$

Parameter/Order Number	Access Time (ns)
NM27C240 Q, V 120	120
NM27C240 Q, V 150	150
NM27C240 Q, V 200	200

Note: Surface mount PLCC package available for commercial and extended temperature ranges only.

Package types: NM27C240 Q, V XXX

NM27C240 Q, V, XXX

Q = Quartz-Windowed Ceramic DIP Package

- V = PLCC Package
- · All packages conform to JEDEC standard.
- · All versions are guaranteed to function in slower applications.


Pin Names

A0-A15	Addresses
CE/PGM	Chip Enable/Program
ŌĒ	Output Enable
O0-O15	Outputs
xx	Don't Care (During Read)
NC	No Connect

Extended Temperature Range (-40° to +85°C) V_{CC} = 5V ± 10%

Parameter/Order Number	Access Time (ns)							
NM27C240 QE, VE 120	120							
NM27C240 QE, VE 150	150							
NM27C240 QE, VE 200	200							

PLCC Pin Configuration



Top View

TL/D/11949-3

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature -65°C to +150°C

All Input Voltages except A9 with

Respect to Ground (Note 10) -0.6V to +7V

V_{PP} and A9 with

Respect to Ground -0.6V to +14V

V_{CC} Supply Voltage with Respect to Ground

-0.6V to +7V

ESD Protection

All Output Voltages with Respect

to Ground (Note 10)

 V_{CC} + 1.0V to GND - 0.6V

>2000V

Operating Range

Range	lange Temperature V _{CC}			
Commercial	0°C to + 70°C	+5V	±10%	
Industrial	-40V°C to +85°C	+5V	± 10%	

DC Read Characteristics Over Operating Range with V_{PP} = V_{CC}

Symbol	Parameter	Conditions		Min	Max	Units
VIL	Input Low Level		-0.5	0.8	٧	
V_{IH}	Input High Level			2.0	V _{CC} + 1	٧
V _{OL}	Output Low Voltage	l _{OL} = 2.1 mA			0.4	V
V_{OH}	Output High Voltage	l _{OH} = −2.5 mA	3.5		٧	
I _{SB1}	V _{CC} Standby Current (CMOS)	CE = V _{CC} ±0.3V			100	μΑ
I _{SB2}	V _{CC} Standby Current (TTL)	CE = V _{IH}			1	mA
loc	V _{CC} Active Current	$\overline{CE} = \overline{OE} = V_{IL}, I/O = 0 \text{ mA}$	f = 5 MHz		40	mA
lpp	V _{PP} Supply Current	VPP = VCC			10	μА
ILI	Input Load Current	V _{IN} = 5.5V or GND		-1	1	μΑ
llo	Output Leakage Current	V _{OUT} = 5.5V or GND		-10	10	μА

AC Read Characteristics Over Operating Range with VPP = VCC

Symbol	Parameter	120		150		200		Ideida
	Parameter	Min	Max	Min	Max	Min	Max	Units
t _{ACC}	Address to Output Delay		120		150		200	
t _{CE}	CE to Output Delay		120		150		200	
toe	OE to Output Delay		50		50		50	ns
t _{DF} (Note 2)	Output Disable to Output Float		35		45		55	"
t _{OH} (Note 2)	Output Hold from Addresses CE or OE, Whichever Occurred First	0		0		o		

Capacitance $T_A = +25^{\circ}C$, f = 1 MHz (Note 2)

Symbol	Parameter	Conditions	Тур	Max	Units
C _{IN}	Input Capacitance	V _{IN} = 0V	12	20	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	13	20	pF

AC Test Conditions

Output Load 1 TTL Gate and

 $C_1 = 100 \text{ pF (Note 8)}$

Input Rise and Fall Times

≤5 ns

Input Pulse Levels


0.45V to 2.4V

Timing Measurement Reference Level

Inputs
Outputs

0.8V and 2V 0.8V and 2V

AC Waveforms (Notes 6, 7, and 9)



TL /D/11949_4

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: This parameter is only sampled and is not 100% tested.

Note 3: \overline{OE} may be delayed up to t_{ACC} - t_{OE} after the falling edge of \overline{CE} without impacting t_{ACC} -

Note 4: The $t_{\mbox{\footnotesize{DF}}}$ and $t_{\mbox{\footnotesize{CF}}}$ compare level is determined as follows:

High to TRI-STATE®, the measured V_{OH1} (DC) = 0.10V;

Low to TRI-STATE, the measured V_{OL1} (DC) \pm 0.10V. **Note 5:** TRI-STATE may be attained using \overline{OE} or \overline{CE} .

Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a 0.1 µF ceramic capacitor be used on every device between V_{CC} and GND.

Note 7: The outputs must be restricted to $V_{CC} + 1.0V$ to avoid latch-up and device damage.

Note 8: 1 TTL Gate: $I_{OL} = 1.6$ mA, $I_{OH} = -400$ μ A. C_L : 100 pF includes fixture capacitance.

Note 9: Vpp may be connected to VCC except during programming.


Note 10: Inputs and outputs can undershoot to -2.0V for 20 ns Max.

Г

DC Electrical Characteristics (Notes 1, 2, 3, 4, and 5)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{AS}	Address Setup Time		1			μs
t _{OES}	OE Setup Time		1			μs
t _{DS}	Data Setup Time		1		2.4	μs
typs	V _{PP} Setup Time		1			μs
t _{VCS}	V _{CC} Setup Time		1			μs
t _{AH}	Address Hold Time		0			μs
t _{DH}	Data Hold Time		1			μs
t _{DF}	Output Enable to Output Float Delay	$\overline{\text{CE}} = V_{\text{IL}}$	0		60	ns
t _{PW}	Program Pulse Width		95	100	105	μs
tOE	Data Valid from ŌE	CE = V _{IL}			100	ns
Ipp	V _{PP} Supply Current during Programming Pulse	$\overline{CE} = V_{IL}, \overline{PGM} = V_{IL}$			30	mA
lcc	V _{CC} Supply Current				30	mA
T _A	Temperature Ambient		20	25	30	°C
V _{CC}	Power Supply Voltage		6.0	6.25	6.5	V
V _{PP}	Programming Supply Voltage		12.5	12.75	13.0	V
t _{FR}	Input Rise, Fall Time		5		ļ	ns
V _{IL}	Input Low Voltage			0.0	0.45	٧
V _{IH}	Input High Voltage		2.4	4.0		V
tiN	Input Timing Reference Voltage		0.8		2.0	V
tout	Output Timing Reference Voltage		0.8		2.0	V

Programming Waveforms (Note 3)



TL/D/11949-5


Note 1: National's standard product warranty applies only to devices programmed to specifications described herein.

Note 2: V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}. The EPROM must not be inserted into or removed from a board with voltage applied to V_{PP} or V_{CC}.

Note 3: The maximum absolute allowable voltage which may be applied to the V_{PP} pin during programming is 14V. Care must be taken when switching the V_{PP} supply to prevent any overshoot from exceeding this 14V maximum specification. At least a 0.1 µF capacitor is required across V_{PP}, V_{CC} to GND to suppress spurious voltage transients which may damage the device.

Note 4: Programming and program verify are tested with the fast Program Algorithm, at typical power supply voltages and timings.

Note 5: During power up the CE/PGM pin must be brought high (≥V_{IH}) either coincident with or before power is applied to V_{PP}



Functional Description

DEVICE OPERATION

The six modes of operation of the EPROM are listed in Table I. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are V_{CC} and V_{PP} . The V_{PP} power supply must be at 12.75V during the three programming modes, and must be at 5V in the other three modes. The V_{CC} power supply must be at 6.25V during the three programming modes, and at 5V in the other three modes.

Mode Selection

The modes of operation of the NM27C240 are listed in Table I. A single 5V power supply is required in the read mode. All inputs are TTL levels except for V_{PP} and A9 for device signature.

TABLE I. Modes Selection

	Pins							
Mode	CE/ PGM	ŌĒ	V _{PP}	ν _{cc}	Outputs			
Read	V _{IL}	VIL	×	5.0V	D _{OUT}			
Output Disable	х	ViH	х	5.0∨	High Z			
Standby	V _{IH}	Х	X	5.0V	High Z			
Programming	V _{IL}	V _{IH}	12.75V	6.25V	D _{IN}			
Program Verify	V _{IL}	V _{IL}	12.75V	6.25V	D _{OUT}			
Program Inhibit	V _{IH}	×	12.75V	6.25V	High Z			

Note 1: X can be VIL or VIH.

Read Mode

The EPROM has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ($\overline{\text{CE}}$) is the power control and should be used for device selection. Output Enable ($\overline{\text{OE}}$) is the output control and should be used to gate data to the output pins, independent of the device selection. Assuming that the addresses are stable, address access time (t_{ACC}) is equal to the delay from $\overline{\text{OE}}$ to output (t_{CE}). Data is available at the outputs t_{OE} after the falling edge of $\overline{\text{OE}}$, assuming that $\overline{\text{CE}}$ has been low and addresses have been stable for at least t_{ACC} – t_{OE} -

Standby Mode

The EPROM standby mode reduces the active power dissipation by over 99%, from 165 mW to 0.55 mW. The EPROM is placed in the standby mode by applying a CMOS high signal to the $\overline{\text{CE}}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{\text{OE}}$ input.

Output Disable

The EPROM is placed in output disable by applying a TTL high signal to the $\overline{\text{OE}}$ input. When in output disable all circuitry is enabled, except the outputs are in a high impedance state (TRI-STATE).

Output OR-Tying

Because the EPROM is usually used in larger memory arrays, National has provided a 2-line control function that

accommodates this use of multiple connections. The 2-line control function allows for:

- a) the lowest possible memory power dissipation, and
- b) the complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that \overline{CE} be decoded and used as the primary device selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

Programming

CAUTION: Exceeding 14V on the V_{PP} or A9 pin will damage the EPROM.

Initially, and after erasure, all bits of the EPROM are in the "1's" state. Data is introduced by selectively programming "0's" into the desired bit locations. Although only "0's" will be programmed, both "1's" and "0's" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The EPROM is in the programming mode when the V_{PP} power supply is at 12.75V and OE is at V_{IH}. It is required that at least a 0.1 μF capacitor be placed across V_{PP}, V_{CC} to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 16 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, and active low, TTL program pulse is applied to the \overline{PGM} input. A program pulse must be applied at each address location to be programmed. The EPROM is programmed with the Fast Programming Algorithm shown in Figure 1. Each Address is programmed with a series of 100 μs pulses until it verifies good, up to a maximum of 25 pulses. Most memory cells will program with a single 100 μs pulse.

The EPROM must not be programmed with a DC signal applied to the PGM input.

Programming multiple EPROM in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the parallel EPROM may be connected together when they are programmed with the same data. A low level TTL pulse applied to the PGM input programs the paralleled EPROM.

Program Inhibit

Programming multiple EPROM's in parallel with different data is also easily accomplished. Except for \overline{CE} all like inputs (including \overline{OE} and \overline{PGM}) of the parallel EPROM may be common. A TTL low level program pulse applied to an EPROM's PGM input with \overline{CE} at V_{IL} and V_{PP} at 12.75V will program that EPROM. A TTL high level \overline{CE} input inhibits the other EPROM's from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with V_{PP} at 12.75V. V_{PP} must be at V_{CC}, except during programming and program verify.

Functional Description (Continued)

After Programming

Opaque labels should be placed over the EPROM window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.

Manufacturer's Identification Code

The EPROM has a manufacturer's identification code to aid in programming. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

The manufacturer's identification code, shown in Table II, specifically identifies the manufacturer and device type. The code for the NM27C240 is "8FEE", where "8F" designates that it is made by National Semiconductor, and "EE" designates a 4 Megabit (256k x 16) part.

The code is accessed by applying 12V $\pm 0.5\%$ to address pin A9. Addresses A1–A8, A10–A15, and all control pins are held at V_{IL}. Address pin A0 is held at V_{IL} for the manufacturer's code, and held at V_{IH} for the device code. The code is read on the lower eight data pins, O0–O7. Proper code access is only guaranteed at 25°C \pm 5°C.

Erasure Characteristics

The erasure characteristics of the device are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000Å–4000Å range.

The recommended erasure procedure for the EPROM is exposure to short wave ultraviolet light which has a wavelength of 2537Å. The integrated dose (i.e., UV intensity \times exposure time) for erasure should be minimum of 15W-sec/cm².

The EPROM should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

An erasure system should be calibrated periodically. The distance from lamp to device should be maintained at one inch. The erasure time increases as the square of the distance from the lamp (if distance is doubled the erasure time increases by factor of 4). Lamps lose intensity as they age. When a lamp is changed, the distance has changed, or the lamp has aged, the system should be checked to make sure full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

System Consideration

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, Icc. has three segments that are of interest to the system designer: the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated V_{CC} transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a 0.1 µF ceramic capacitor be used on every device between VCC and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a 4.7 µF bulk electrolytic capacitor should be used between V_{CC} and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

TABLE II. Manufacturer's Identification Code

Pins	A0 (21)	A9 (31)	07 (12)	O6 (13)	O5 (14)	O4 (15)	O3 (16)	O2 (17)	O1 (18)	O0 (19)	Hex Data
Manufacturer Code	VIL	12V	1	0	0	0	1	1	1	1	8F
Device Code	VIH	12V	1	1	1	0	1	1	1	0	EE

F