

RDA5830/1

SINGLE-CHIP BROADCAST FM/AM/LW/SW RECEIVER

Rev.2.0-Mar..2009

1 General Description

The RDA5830/1 is a single-chip broadcast FM/AM/LW/SW (LW/SW only for RDA5830) receiver with fully integrated synthesizer, IF selectivity and MPX decoder. The chip uses the CMOS process, support multi-interface and require the least external component. The package size is 4X4mm and is completely adjustment-free. All these make it very suitable for portable devices.

The RDA5830/1 has a powerful low-IF digital audio processor, this make it have optimum sound quality with varying reception conditions.

The RDA5830/1 use auto frequency calibration, this make it have perfectly performance and agility.




Figure 1-1. RDA5830/1 Top View

The RDA5830/1 support world band FM/AM RDA5831 alos support LW/SW) frequency band receive, support weather band and also support RDS/RBDS receive.

The RDA5830/1 directly support wide power supply range (1.8V~5V).

1.1 Features

- I CMOS single-chip fully-integrated FM/AM receiver
- I Low power consumption
 - Ø Total current consumption lower than 20mA at FM mode and 23mA at AM mode
- I Support worldwide and campus frequency band
 - Ø 500-2000 KHz AM band
 - Ø 65-220 MHz FM band
 - Ø 150-500KHz LW band (RDA5831 only)
 - Ø 2-30MHz SW band (RDA5831 only)
 - Ø Weather band
- I Digital low-IF tuner
 - Ø Image-reject down-converter
 - Ø High performance A/D converter
 - Ø IF selectivity performed internally

- Fully integrated digital frequency synthesizer
 - Ø Fully integrated on-chip RF and IF VCO
 - Ø Fully integrated on-chip loop filter
- I Autonomous search tuning
- I Support RDS/RBDS receive
- I Support SNR FM searching
- I Include 4K memory
- Support 32.768KHz crystal oscillator
- Digital auto gain control (AGC)
- I Digital adaptive noise cancellation
 - Ø Mono/stereo switch
 - Ø Soft mute
 - Ø High cut
- I Programmable de-emphasis (50/75 μs)

- I Receive signal strength indicator (RSSI)
- I Bass boost
- I Volume control
- I Support I2S digital interface
- I Support audio power amplifier (32Ω resistance loading)
- I Line-level analog output voltage
- I 4X4mm 24 pin QFN package

1.2 Applications

- I Cellular handsets
- FM/AM stereo recivers
- I CD/DVD



2 Table of Contents

1	General	l Description	1
	1.1	Features	1
	1.2	Applications	2
2	Table of	f Contents	2
3	Functio	nal Description	3
	3.1	FM/AM Receiver Structure	3
	3.2	FM Receiver	3
	3.3	AM Receiver	3
	3.4	Synthesizer	4
	3.5	Power Supply	4
	3.6	RESET	4
	3.7	Control Interface	4
	3.8	I ² S Audio Data Interface	4
	3.9	GPIO Outputs	4
4	Electric	al Characteristics	5
5	Receive	r Characteristics	6
6	Serial I	nterface	
	6.1	I ² C Interface Timing	
7		r Definition	
8	Pins De	scriptionscription	16
9	Applica	ition Diagram	18
	9.1	Common application diagram	18
	9.1.1	Bill of Materials:	18
10	Package	e Physical Dimension	19
11		and Pattern	
12	Change	List	24
13	_	t Informationt	

3 Functional Description




Figure 3-1. RDA5830 FM/AM Receiver Block Diagram

3.1 FM/AM Receiver Structure

The RDA5830/1 is a single-chip FM/AM/LW/SW receiver (FM/AM Rx). It has perfectly FM/AM receive performances, also least external components. The RDA5830/1 integrate 4K memory, this make it have additional advantage such as saving frequency or datas.

Except FM/AM receive, the RDA5830/1 also have RDS/RBDS, I2S input/output, weather band. All these make it very suitable for portable devices.

3.2 FM Receiver

The receiver uses a digital low-IF architecture that avoids the difficulties associated with direct conversion while delivering lower solution cost and reduces complexity, and integrates a low noise amplifier (FM LNA) supporting the FM broadcast band (65 to 115MHz), a quadrature image-reject mixer, a programmable gain control (PGA), a high resolution analog-to-digital converters (ADCs), an audio DSP and a high-fidelity digital-to-analog converters (DACs).

The LNA_FM has differential input ports, in

RDA5830/1, we only use one port as input, and the other port directly connect to gnd.

The quadrature mixer down converts the LNA output differential RF signal to low-IF, it also has image-reject function.

The PGA amplifies the mixer output IF signal and then digitized with ADCs.

The DSP core finishes the channel selection, FM demodulation, stereo MPX decoder and output audio signal. The MPX decoder can autonomous switch from stereo to mono to limit the output noise.

The DACs convert digital audio signal to analog and change the volume at same time. The DACs has low-pass feature and -3dB frequency is about 30 KHz.

3.3 AM Receiver

In AM mode, the AM signal would captured by loop stick, and amplified by LNA_AM, down conversed whith AM mixer. The following steps same as FM mode.

3.4 Synthesizer

The frequency synthesizer (including synthesizer and VCO) generates the local oscillator signal which divide to quadrature, then be used to downconvert the RF input to a constant low intermediate frequency (IF). The synthesizer reference clock is 32.768 KHz.

The synthesizer1 frequency is defined by bits CHAN[9:0] with the range from 65MHz to 115MHz in FM mode and 500K to 1710KHz in AM mode.

3.5 Power Supply

The RDA5830/1 integrated one LDO which supplies power to the chip and a DC-DC which support lower power supply. The external supply voltage range is 1.8-5.5 V when don't use integrated DC-DC. The DC-DC have auto wake-up function when supply voltage lower than 2V, and output constant 2V voltage.

3.6 RESET

The RDA5830/1 is RESET itself When VIO is Power up. And also support soft reset by trigger 02H BIT1 from 0 to 1.

3.7 Control Interface

The RDA5830/1 only supports for control interface. User could select either of them to program the chip.

The I²C interface is compliant to I²C Bus Specification 2.1. It includes two pins: SCLK and SDIO. A I²C interface transfer begins with START condition, a command byte and data bytes, each

byte has a followed ACK (or NACK) bit, and ends with STOP condition. The command byte includes a 7-bit chip address (0010001b) and a R/W bit. The ACK (or NACK) is always sent out by receiver. When in write transfer, data bytes is written out from MCU, and when in read transfer, data bytes is read out from RDA5830/1.

Details refer to RDA5830/1 Programming Guide.

3.8 I²S Audio Data Interface

The RDA5830/1 supports I²S (Inter_IC Sound Bus) audio interface. The interface is fully compliant with I²S bus specification. When setting I2SEN bit high, RDA5830/1 will output SCK, WS, SD signals from GPIO3, GPIO1, GPIO2 as I²S master and transmitter, the sample rate is 42Kbps.

3.9 GPIO Outputs

The RDA5830/1 has three GPIOs. The function of GPIOs could programmed with bits GPIO1[1:0], GPIO2[1:0], GPIO3[1:0] and I2SEN.

If I2SEN is set to low, GPIO pins could be programmed to output low or high or high-Z, or be programmed to output interrupt and stereo indicator with bits GPIO1[1:0], GPIO2[1:0], GPIO3[1:0]. GPIO2 could be programmed to output a low interrupt (interrupt will be generated only with interrupt enable bit STCIEN is set to high) when seek/tune process completes. GPIO3 could be programmed to output stereo indicator bit ST. Constant low, high or high-Z functionality is available regardless of the state of VDD supplies or the ENABLE bit.

4 Electrical Characteristics

Table 4-1 DC Electrical Specification (Recommended Operation Conditions):

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNIT
VDD	Supply Voltage	1.8	3.3	5.5	V
VIO	Interface Supply Voltage	1.5	-	3.6	V
T _{amb}	Ambient Temperature	-20	27	+70	${\mathbb C}$
V _{IL}	CMOS Low Level Input Voltage	0		0.3*DVDD	V
V _{IH}	CMOS High Level Input Voltage	0.7*VDD		DVDD	V
V _{TH}	CMOS Threshold Voltage		0.5*VDD		V

Table 4-2 DC Electrical Specification (Absolute Maximum Ratings):

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNIT
VIO	Interface Supply Voltage	-0.5		+4	V
T _{amb}	Ambient Temperature	-40		+90	°C
I _{IN}	Input Current (1)	-10		+10	mA
V _{IN}	Input Voltage ⁽¹⁾	-0.3	*	VIO+0.3	V
V _{Ina}	LNA FM Input Level			10	dBm

Notes:

1. For Pin: SCLK, SDIO

Table 4-3 Power Consumption Specification

(VDD = 2.7 to 5.5 V, T_A = -25 to 85 °C, unless otherwise specified)

SYMBOL	DESCRIPTION	CONDITION	TYP	UNIT
I _A	Analog Supply Current	ENABLE=1	18	mA
I _D	Digital Supply Current	ENABLE=1	3	mA
I _{VIO}	Interface Supply Current	SCLK and RCLK inactive	5	μΑ
I _{APD}	Analog Powerdown Current	ENABLE=0	3	μΑ
I _{DPD}	Digital Powerdown Current	ENABLE=0	1	μΑ

5 Receiver Characteristics

Table 5-1 FM Receiver Characteristics

(VDD = 2.7 to 5.5 V, T_A = -25 to 85 °C, unless otherwise specified)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
General spec	cifications					•
_	EM lanut Eraguanau	BAND=0	87		108	MHz
Fin	FM Input Frequency	BAND=1	76		91	MHz
V _{rf}	Sensitivity ^{1,2,3}	(S+N)/N=26dB		1.6	2	μV EMF
R _{in}	LNA Input Resistance 7			150		Ω
C _{in}	LNA Input Capacitance 7		2	4	6	pF
IP3 _{in}	Input IP3 ⁴	AGCD=1	80		-	dΒμV
α_{am}	AM Suppression ^{1,2}	m=0.3	40	-	-	dB
S ₂₀₀	Adjacent Channel Selectivity	±200KHz	45		-	dB
	Left and Right Audio					
$V_{AFL}; V_{AFR}$	Frequency Output Voltage	Volume [3:0] =1111		200		mV
	(Pins LOUT and ROUT)			*		
(S+N)/N	Maximum Signal Plus Noise		54	60	_	dB
(0114)/14	to Noise Ratio ^{1,2,3,5}		01	00		ub.
ascs	Stereo Channel Separation		35	-	-	dB
THD	Audio Total Harmonic			0.05	0.1	%
1110	Distortion ^{1,3,6}			0.00	0.1	,,,
α_{AOI}	Audio Output L/R Imbalance				0.1	dB
R_L	Audio Output Loading	Single-ended	32	_	_	Ω
	Resistance	Single chaca	02			22
Pins AMIP, A	MIN, SWIN, FMIN, LOUT, ROU	T and NC(22,23)	1	r		T
V_{com_am}	Pin AMIP/AMIN Imput			1		V
- com_am	Common Mode Voltage			-		
$V_{\text{com_swin}}$	Pin SWIN Input Common			1		V
- COIII_SWIII	Mode Voltage					
$V_{\text{com_fmin}}$	Pin FMIN Input Common			floate		V
00111_111111	Mode Voltage					
$V_{com_lout/rout}$	Audio Output Common		0.9	1.0	1.1	V
23	Mode Voltage ⁸					
V_{com_nc}	Pins NC (22, 23) Common			floate		V
	Mode Voltage	_				
! The NC(22,	23) pins SHOULD BE left float	ing.				

Notes:

- 1. F_{in} =65 to 115MHz; F_{mod} =1KHz; de-emphasis=75 μ s; MONO=1; L=R unless noted otherwise;
- 2. Δf =22.5KHz; 3. B_{AF} = 300Hz to 15KHz, RBW <=10Hz; 4. $|f_2-f_1|$ >1MHz, f_0 =2x f_1-f_2 , AGC disable, F_{in} =76 to 108MHz; 5. P_{RF} =60d B_UV ; 6. Δf =75KHz; 7. Measured at V_{EMF} = 1 m V, f_{RF} = 76 to 108MHz; 8. At LOUT and ROUT pins

Table 5-2 AM Receiver Characteristics

(VDD = 2.7 to 5.5 V, T_A = -25 to 85 °C, unless otherwise specified)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT				
General spe	General specifications									
F _{AM}	Input Frequency	Medium Wave (AM)	500	_	2000	kHz				
	Sensitivity ^{1,2,3}	(S+N)/N= 26 dB	-	35		μV EMF				
	Large Signal Voltage Handling ⁴	THD < 8%	_	200	_	mV_{RMS}				
	Power Supply Rejection Ratio	$\Delta V_{DD} = 100 \text{ mV}_{RMS}, 100 \text{ Hz}$	_	40	_	dB				
	Audio Output Voltage ^{1,5}		_	200	_	mV_RMS				
	Audio S/N ^{1,2,3,5}			48	_	dB				
	Audio THD ^{1,3,5}		ı	_	1	%				
	Antenna Inductance	Medium Wave (AM)	180	_	400	μΗ				
	Power Up Time	From power down	1	_	200	ms				

NOTE:

- 1. FMOD = 1kHz, 30%modulation, A-weighted, 2 kHz channel filter.
- 2. $B_{AF} = 300 \text{ Hz to } 15\text{kHz}$, A-weighted.
- 3. $f_{RF} = 1000 kHz$, $\Delta f = 10 kHz$.
- 4. Guaranteed by characterization.
- 5. $V_{IN} = 5 \text{ mV}_{RMS}$.

6 Serial Interface

6.1 I²C Interface Timing

Table 6-1 I²C Interface Timing Characteristics

(VDD = 2.7 to 5.5 V, T_A = -25 to 85 °C, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITION	MIN	TYP	MAX	UNIT
SCLK Frequency	f _{scl}		0	-	400	KHz
SCLK High Time	t _{high}		0.6	-	-	μs
SCLK Low Time	t _{low}		1.3	-	-	μs
Setup Time for START Condition	t _{su:sta}		0.6	-	-	μs
Hold Time for START Condition	t _{hd:sta}		0.6	-	-	μs
Setup Time for STOP Condition	t _{su:sto}		0,6	-	-	μs
SDIO Input to SCLK↑ Setup	t _{su:dat}		100	-	-	ns
SDIO Input to SCLK↓ Hold	t _{hd:dat}		/0	-	900	ns
STOP to START Time	t _{buf}		1.3	-	-	μs
SDIO Output Fall Time	t _{f:out}	X	20+0.1C _b	-	250	ns
SDIO Input, SCLK Rise/Fall Time	t _{r:in} / t _{f:in}		20+0.1C _b	-	300	ns
Input Spike Suppression	t _{sp}		-	-	50	ns
SCLK, SDIO Capacitive Loading	Сь	A (2)	-	-	50	pF
Digital Input Pin Capacitance					5	pF




Figure 6-1. I²C Interface Write Timing Diagram




Figure 6-2. I²C Interface Read Timing Diagram

7 Register Definition

REG	BITS	NAME	FUNCTION	DEFAULT
00H	15:8	CHIPID[7:0]	Chip ID.	0x58
02H	15	DHIZ	Audio Output High-Z Disable. 0 = High impedance; 1 = Normal operation	0
	14	DMUTE	Mute Disable. 0 = Mute; 1 = Normal operation	0
	13	MONO	Mono Select. 0 = Stereo; 1 = Force mono	0
	12	BASS	Bass Boost. 0 = Disabled; 1 = Bass boost enabled	0
	9	SEEKUP	Seek Up. 0 = Seek down; 1 = Seek up	0
	∞	SEEK	Seek. 0 = Disable; 1 = Enable Seek begins in the direction specified by SEEKUP and ends when a channel is found with RSSI level above SEEKTH[5:0], or the entire band has been searched. The SEEK bit is set low and the STC bit is set high when the seek operation completes.	0
	7	SKMODE	Seek Mode 0 = wrap at the upper or lower band limit and continue seeking 1 = stop seeking at the upper or lower band limit	0
	6:4	CLK_MODE[2:0]	000=32.768kHz 001=12Mhz 101=24Mhz 010=13Mhz 110=26Mhz 011=19.2Mhz 111=38.4Mhz 100=others(need user define)	000
	3	RDS_EN	RDS Enable 0 = Disabled 1 = Enable	0
	4	RESERVED	I - LIIUDIO	0
	4	NESERVED		U

REG	BITS	NAME	FUNCTION	DEFAULT
	1	SOFT_RESET	Soft reset.	0
			If 0, not reset;	
			If 1, reset.	
	0	ENABLE	Power Up Enable. 0 = Disabled; 1 = Enabled	0
03H	15:8	FM_CHAN[9:0]	FM_Band Channel Select.	0x00
0011	10.0	1 101_01 1/ (14[5.0]	BAND = 0	0.000
			Frequency =	
			Channel Spacing (kHz) x	
			CHAN+ <i>87.5 MHz</i> BAND = <i>1</i>	
			Frequency =	
			Channel Spacing (kHz) x	
			CHAN + 76.0 MHz	
			CHAN is updated after a seek	
			operation.	_
	4	TUNE	Tune	0
			0 = Disable	
			1 = Enable	
			The tune operation begins	
			when the TUNE bit is set high.	
			The STC bit is set high when	
			the tune operation completes.	
			The tune bit is reset to low	
		X	automatically when the tune operation completes	
	3:2	BAND[1:0]	Band Select.	00
			₈ 00 = 87.0–108 MHz	
			(US/Europe)	
			01 = 76–91 MHz (Japan)	
			10 = 76–108 MHz (Japan	
	1.0	SDACE!*:01	wide)	00
	1:0	SPACE[1:0]	Channel Spacing. 00 = 100 kHz	UU
			01 = 200 kHz	
			10 = 50kHz	
04H	15	RDSIEN	RDS Interrupt Enable	0
			0 = Disable Interrupt(Default)	
			1 = Enable Interrupt	
			Setting RDSIEN = 1 and	
			GPIO2[1:0] = 01 will generate a	
			low pulse int on GPIO2 when the	
			RDSR 0Ah[15] bit is set.	
	14	STCIEN	Seek/Tune Complete Interrupt	0
			Enable.	
			0 = Disable Interrupt	

REG	BITS	NAME	FUNCTION	DEFAULT
			1 = Enable Interrupt	
			Setting STCIEN = 1 will generate	
			a low pulse on GPIO2 when the	
			interrupt occurs.	
	13	RBDS	1=rbds	0
			0=rds	
	11	DE	De-emphasis. $0 = 75 \mu s$; $1 = 50 \mu s$	0
	10	RDSR _MODE	0 = RDSR width fixed 40 ms	1
			high	
			1 = read reg0AH clr RDSR	
	9	SOFTMUTE_EN	If 1, softmute enable	1
	8	AFCD (auto-frequency	AFC disable.	0
		calibrate disable)	If 0, afc work; If 1, afc disabled.	
	7	Gpio1_int_en	Interrupt triggered by GPIO1	.0
		1 – –	enable.	
			If 0, disable interrupt from	
			GPIO1; If 1, enable interrupt from GPIO1.	
		IOO ENADI ED	A 1 TO 100	0
	6	I2S_ENABLED	I2S bus enable If 0, disabled;	0
			If 1, enabled.	
	5:4	GPIO3[1:0]	General Purpose I/O 3.	00
			00 = High impedance	
		X	01 = Mono/Stereo indicator	
			(ST)	
			10 = Low	
	3:2	GPJØ2[1:0]	11 = High General Purpose I/O 2.	00
	3.2	GP102[1.0]	00 = High impedance	00
			01 = Interrupt (INT)	
			10 = Low	
			11 = High	
	1:0	GPIO1[1:0]	General Purpose I/O 1.	00
			00 = High impedance	
			01 = Reserved	
			10 = Low	
05H	15	INT _MODE	11 = High If 0, generate 5ms interrupt;	1
0317	13	INT INODE		
			If 1, interrupt last until read	
	11.0	SEEKTHIE:01	reg0AH action occurs. Seek Threshold. RSSI scale is	0001000
	14:8	SEEKTH[6:0]		0001000
			logarithmic.	
	7:6	RESERVED	0000000 = min RSSI	00
			EM I no working ourrent hit	
	5:4	FM	FM Lna working current bit:	10

REG	BITS	NAME	FUNCTION	DEFAULT
		LNA_ICSEL_BIT[1:0]	00=1.8mA	
		,	01=2.1mA	
			10=2.5mA	
			11=3.0mA	
	3:0	VOLUME[3:0]	Volume Gain Control Bits.	1111
			0000=min; 1111=max	
		222	Volume scale is logarithmic	
0AH	15	RDSR	RDS ready	0
			0 = No RDS/RBDS group	
			ready	
			1 = New RDS/RBDS group	
			ready	
	14	STC	Seek/Tune Complete.	0
			0 = Not complete	
			1 = Complete	
			The seek/tune complete flag is	
			set when the seek or tune	
			operation completes.	
	13	SF	Seek Fail.	0
			0 = Seek successful; 1 = Seek	
			failure	
			The seek fail flag is set when	
			the seek operation fails to find a channel with an RSSI level	
	12	RDSS	greater than SEEKTH[5:0].	0
	12	KD99	RDS Synchronization	0
		*	0=RDS	
			decoder not	
			synchronized(default)	
			1 = RDS decoder synchronized	
			Available only in RDS Verbose	
			mode	
	40	OT		4
	10	ST	Stereo Indicator. 0 = Mono; 1 = Stereo	1
			Stereo indication is available	
			on GPIO3 by setting	
			GPIO1[1:0] =01.	
	9:0	READCHAN[9:0]	Read Channel.	8'h00
	9.0	11.27.2017.114[3.0]	BAND = 0	31100
			Frequency = Channel	
			Spacing (kHz) x	
			READCHAN[7:0]+ 87.5 MHz	
			BAND = 1	
			Frequency = Channel	
			Spacing (kHz) x	
			READCHAN[7:0] + 76.0 MHz	
			READCHAN[7:0] is updated after a tune or seek operation.	
0BH	15:9	RSSI[6:0]	RSSI.	0
UDIT	13.8	เงองเเช.งา	INOUI.	U

REG	BITS	NAME	FUNCTION	DEFAULT
			000000 = min 111111 = max	
			RSSI scale is logarithmic.	
	8	FM TUNE	1 = the current channel is a	0
			station	
			0 = the current channel is not a	
			station	
	7	SEEK READY	1 = seek ready	0
	C.F	DECED/ED	0 = not ready	00
	6:5	RESERVED	1 the block id of register	00
	4	ABCD_E	1 = the block id of register	0
	3:2	BLERA[1:0]	BLK Errors Level of	00
			RDS_DATA_0, and is always	/
			read as Errors Level of RDS	
			BLOCK A(in RDS mode) or	
			BLOCK E(in RBDS mode	
			when ABCD_E flag is 1).	
		A Part of the Part	correction	
		No.	***	
			[**]	
			·	
			·	
			mode	
	1:0	BLERB[1:0]	BLK Errors Level of	00
			RDS_DATA_1, and is always	
			read as Errors Level of RDS	
			BLOCK B(in RDS mode) or	
			,	
			,	
			. •	
		BLERA[1:0]	RDS_DATA_0, and is always read as Errors Level of RDS BLOCK A(in RDS mode) or BLOCK E(in RBDS mode when ABCD_E flag is 1). 00 = 0 errors requiring correction 01 = 1~2 errors requiring correction 10 = 3~5 errors requiring correction 11 = 6+ errors or error in checkword, correctionnot possible Available only in RDS Verbose mode BLK Errors Level of RDS_DATA_1, and is always read as Errors Level of RDS	

The information contained herein is the exclusive property of RDA and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of RDA.

Page 13 of 26

			FUNCTION	DEFAULT
			11 = 6+ errors or error in checkword, correctionnot	
			possible	
			Available only in RDS Verbose	
			mode	
0CH	15:0	RDSA[15:0]	BLOCK A (in RDS mode) or	0
			BLOCK E(in RBDS mode	
			when ABCD_E flag is 1)	
0DH	15:0	RDSB[15:0]	BLOCK B (in RDS mode) or	0
			· ·	
OFIL	45.0	DD00M5.0I		0
UEH	15:0	RDSC[15:0]	· ·	U
			`	
0FH	15:0	RDSD[15:0]	<u> </u>	.0
0111	10.0	11000[10.0]	` W & #M	0
			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
10H	15:14	BLERC[1:0]	BLK Errors Level of	00
			RDS_DATA_2, and is always	
			read as Errors Level of RDS	
			BLOCK C/c*(in RDS mode) or	
			BLOCK E(in RBDS mdoe when	
		×	ABCD_E flag is 1).	

			mode	
	13:12	BLERD[1:0]	BLK Errors Level of	00
			RDS_DATA_3, and is always	
			read as Errors Level of RDS	
			BLOCK D(in RDS mode) or	
			=	
			1 0	
0EH 0FH		RDSC[15:0] RDSD[15:0] BLERC[1:0]	RDS_DATA_2, and is always read as Efrors Level of RDS BLOCK C/e³(in RDS mode) or BLOCK E(in RBDS mdoe when ABCD_E flag is 1). 00 = 0 errors requiring correction 01 = 1~2 errors requiring correction 10 = 3~5 errors requiring correction 11 = 6+ errors or error in checkword, correctionnot possible Available only in RDS Verbose mode BLK Errors Level of RDS_DATA_3, and is always read as Errors Level of RDS	00

REG	BITS	NAME	FUNCTION	DEFAULT
			correction	
			11 = 6+ errors or error in	
			checkword, correctionnot possible	
			Available only in RDS Verbose	
			mode	
40H	15	AUTO_SEEK	AM Auto Seek	0
	14	RESERVED		0
	13	Weather_band	For weather band	0
	12:4	RESERVED		0
	3:0	CHIP_FUNC[3:0]	0000 = fm rx	0000
			0001 = fm tx (reserved for	
			RDA5820)	
			1000 = pa (reserved for	
			RDA5820)	
			1100 = dac	*
			0010 = am/lw	
			0011 = sw	
			Others = reserved	
72H	15 :0	FREQ_AM[15:0]	AM Band Frequency (Unit,	0000_0100_0000_0000
			KH2)	
7AH	15:0	Read CURRENT AM	Current AM Frequency in chip	
		FREQUENCY		

8 Pins Description




Figure 8-1. RDA5830/1 Top View

Table 8-1 RDA5830/1 Pins Description

SYMBOL	PIN	DESCRIPTION	
GND 5,12,18,24		Ground Connect to ground plane on PCB	
FMIN 6		FM Band LNA input port.	
SWIN	3	SW Band LNA input port	
AMIP,AMIN	1,2	AM Band LNA differential input port.	
SCLK 7 CI		Clock input for serial control bus	
SDIO 8		Data input/output for serial control bus	
RCLK	9	32.768KHz crystal oscillator and reference clock input	
VIO	10	Power supply for I/O	
DVDD/AVDD 11/15		Power supply for DSP and analog section	
ROUT,LOUT	16,17	Right/Left audio output	
NVL	4	LNA reference voltage	
NVD 13		DSP reference voltage	
NVA 14		Analog reference voltage	
GPIO1,GPIO2,GPIO3 21,20,19		General purpose input/output	
NC 22,23		No Connect	

V Z.O

Table 8-2 Internal Pin Configuration

SYMBOL	PIN	DESCRIPTION
FMIN	6	ENAP MNI SOPE
AMIP/AMIN/SWIN	1/2/3	200 K AMs No C VAR
RCLK	9	MNI OUT
SCLK/SDIO	7/8	SDIO\SCLK Sin Sout
GPIO1/GPIO2/GPIO3	21/20/19	GPI01/2/3 Out

9 Application Diagram

9.1 Common application diagram:




Figure 9-1. RDA5831 FM/AM/LW/SW Receiver Application Diagram

9.1.1 Bill of Materials:

COMPONENT	VALUE	DESCRIPTION	SUPPLIER
U1	RDA5831	FM/AM/LW/SW Receiver	RDA
U2	DCXO	Crystal oscillator 32.768KHz	<=50PPM
J1	18 0 ~600uH	Ferrite Loop Stick, for LW and AM	
J2		FM/SW Band Antenna	
D1		ESD protect diode	
C1	1uF	SW Input Couple Capacitor	Murata
C2/C3/C4	22nF	Reference Bypass Capacitor	Murata
C5,C6	125µF	Audio AC Couple Capacitors	Murata
C7/C8	24nF/1uF	Power Supply Bypass Capacitor	Murata

[!] Pins NC(22,23) should be leaved floating;

[!] Place C7/C8 Close to AVDD pin.

10 Package Physical Dimension

Figure 10-1 illustrates the package details for the RDA5830/1. The package is lead-free and RoHS-compliant.




Figure 10-2. 24-Pin 4x4 Quad Flat No-Lead (QFN)

11 PCB Land Pattern




Figure 11-1. PCB Land Pattern for 24-Pin QFN




Figure 11-2. PCB Solder Paste Stencil Openings




Figure 17. Classification Reflow Profile

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Average Ramp-Up Rate (T _{Smax} to T _p)	3 °C/second max.	3 °C/second max.
Preheat		
-Temperature Min (T _{smin})	100 °C	150 °C
-Temperature Max (T _{smax})	100 °C	200 °C
-Time (t _{smin} to t _{smax})	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (T _L)	183 °C	217°C
-Time (t _L)	60-150seconds	60-150 seconds
Peak /Classification Temperature(T _p)	See Table-II	See Table-III
Time within 5 °C of actual Peak Temperature (t _p)	10-30 seconds	20-40 seconds
Ramp-Down Rate	6 °C/second max.	6 °C/seconds max.
Time 25 °C to Peak Temperature	6 minutes max.	8 minutes max.

Table-I Classification Reflow Profiles

Package Thickness	Volume mm³ <350	Volume mm³ ≥350
<2.5mm	240 + 0/-5 ° C	225 + 0/-5 ° C
≥2.5mm	225 + 0/-5 ° C	225 + 0/-5 ° C

Table - II SnPb Eutectic Process - Package Peak Reflow Temperatures

Package Thickness	Volume mm³ <350	Volume mm ³ 350-2000	Volume mm³ >2000
<1.6mm	260 + 0 °C *	260 + 0 °C *	260 + 0 °C *
1.6mm – 2.5mm	260 + 0 °C *	250 + 0 °C *	245 + 0 °C *
≥2.5mm	250 + 0 ° C *	245 + 0 °C *	245 + 0 °C *

^{*}Tolerance: The device manufacturer/supplier **shall** assure process compatibility up to and including the stated classification temperature(this mean Peak reflow temperature + 0 °C. For example 260+ 0 °C) at the rated MSL Level.

Table – III Pb-free Process – Package Classification Reflow Temperatures

- **Note 1:** All temperature refer topside of the package. Measured on the package body surface.
- **Note 2:** The profiling tolerance is + 0 ° C, X ° C (based on machine variation capability)whatever
 - is required to control the profile process but at no time will it exceed 5 ° C. The producer assures process compatibility at the peak reflow profile temperatures defined in Table –III.
- Note 3: Package volume excludes external terminals(balls, bumps, lands, leads) and/or non integral heat sinks.
- **Note 4:** The maximum component temperature reached during reflow depends on package the thickness and volume. The use of convection reflow processes reduces the thermal gradients between packages. However, thermal gradients due to differences in thermal mass of SMD package may sill exist.
- **Note 5:** Components intended for use in a "lead-free" assembly process **shall** be evaluated using the "lead free" classification temperatures and profiles defined in Table-I II III whether or not lead free.

RoHS Compliant

The product does not contain lead, mercury, cadmium, hexavalent chromium, polybrominated biphenyls (PBB) or polybrominated diphenyl ethers (PBDE), and are therefore considered RoHS compliant.

ESD Sensitivity

Gallium Arsenide integrated circuits are ESD sensitive and can be damaged by static electricity. Proper ESD techniques should be used when handling these devices.



12 Change List

REV	DATE	AUTHER	CHANGE DESCRIPTION
V1.0	2008-12-27	ChunZhao,YananLiu	Original Draft.
V2.0	2009-03-25	ChunZhao	Add LW/SW



13 Contact Information

RDA Microelectronics (Shanghai), Inc.

Suite 1108 Block A, e-Wing Center, 113 Zhichun Road Haidian District, Beijing

Tel: 86-10-62635360 Fax: 86-10-82612663 Postal Code: 100086

Suite 302 Building 2, 690 Bibo Road Pudong District, Shanghai

Tel: 86-21-50271108 Fax: 86-21-50271099 Postal Code: 201203



RDA microelectronics

Copyright © RDA Microelectronics Inc. 2006. All rights are reserved.

Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.