

## General Description


The 74C922 / 74C923 CMOS key encoders provide all the necessary logic to fully encode an array of SPST switches. The keyboard scan can be implemented by either an external clock or external capacitor. These encoders also have on-chip pull-up devices which permit switches with up to 50 kΩ on resistance to be used. No diodes in the switch array are needed to eliminate ghost switches. The internal debounce circuit needs only a single external capacitor and can be defeated by omitting the capacitor. A Data Available output goes to a high level when a valid keyboard entry has been made. The Data Available output returns to a low level when the entered key is released, even if another key is depressed. The Data Available will return high to indicate acceptance of the new key after a normal debounce period; this two-key roll-over is provided between any two switches.

An internal register remembers the last key pressed even after the key is released. The 3-STATE outputs provide for easy expansion and bus operation and are LPTTL compatible.


## Features

- 50 kΩ maximum switch on resistance
- On or off chip clock
- On-chip row pull-up devices
- 2 key roll-over
- Keybounce elimination with single capacitor
- Last key register at outputs
- 3-STATE output LPTTL compatible
- Wide supply range: 3V to 15V
- Low power consumption


## Connection Diagrams



**XD74C922 DIP-18**



**XL74C922 SOP20**



**74C923**

## Truth Tables

(Pins 0 through 11)


Switch Position	0	1	2	3	4	5	6	7	8	9	10	11
	Y1,X1	Y1,X2	Y1,X3	Y1,X4	Y2,X1	Y2,X2	Y2,X3	Y2,X4	Y3,X1	Y3,X2	Y3,X3	Y3,X4
D												
A A	0	1	0	1	0	1	0	1	0	1	0	1
T B	0	0	1	1	0	0	1	1	0	0	1	1
A C	0	0	0	0	1	1	1	1	0	0	0	0
O D	0	0	0	0	0	0	0	0	1	1	1	1
U E (Note 1)	0	0	0	0	0	0	0	0	0	0	0	0
T												

(Pins 12 through 19)

Switch Position	12	13	14	15	16	17	18	19
	Y4,X1	Y4,X2	Y4,X3	Y4,X4	Y5(Note 1), X1	Y5 (Note 1), X2	Y5 (Note 1), X3	Y5 (Note 1), X4
D								
A A	0	1	0	1	0	1	0	1
T B	0	0	1	1	0	0	1	1
A C	1	1	1	1	0	0	0	0
O D	1	1	1	1	0	0	0	0
U E (Note 1)	0	0	0	0	1	1	1	1
T								

**Note 1:** Omit for 74C922

**Block Diagram**



**Absolute Maximum Ratings** (Note 2)

Voltage at Any Pin	$V_{CC} - 0.3V$ to $V_{CC} + 0.3V$
Operating Temperature Range	$-40^{\circ}C$ to $+85^{\circ}C$
74C922 / 74C923	$-65^{\circ}C$ to $+150^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$
Power Dissipation ( $P_D$ )	
Dual-In-Line	700 mW
Small Outline	500 mW

Operating $V_{CC}$ Range	3V to 15V
$V_{CC}$	18V
Lead Temperature	
(Soldering, 10 seconds)	$260^{\circ}C$

**Note 2:** "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

## DC Electrical Characteristics

Min/Max limits apply across temperature range unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>CMOS TO CMOS</b>						
V <sub>T+</sub>	Positive-Going Threshold Voltage at Osc and KBM Inputs	V <sub>CC</sub> = 5V, I <sub>IN</sub> ≥ 0.7 mA	3.0	3.6	4.3	V
		V <sub>CC</sub> = 10V, I <sub>IN</sub> ≥ 1.4 mA	6.0	6.8	8.6	V
		V <sub>CC</sub> = 15V, I <sub>IN</sub> ≥ 2.1 mA	9.0	10	12.9	V
V <sub>T-</sub>	Negative-Going Threshold Voltage at Osc and KBM Inputs	V <sub>CC</sub> = 5V, I <sub>IN</sub> ≥ 0.7 mA	0.7	1.4	2.0	V
		V <sub>CC</sub> = 10V, I <sub>IN</sub> ≥ 1.4 mA	1.4	3.2	4.0	V
		V <sub>CC</sub> = 15V, I <sub>IN</sub> ≥ 2.1 mA	2.1	5	6.0	V
V <sub>IN(1)</sub>	Logical "1" Input Voltage, Except Osc and KBM Inputs	V <sub>CC</sub> = 5V	3.5	4.5		V
		V <sub>CC</sub> = 10V	8.0	9		V
		V <sub>CC</sub> = 15V	12.5	13.5		V
V <sub>IN(0)</sub>	Logical "0" Input Voltage, Except Osc and KBM Inputs	V <sub>CC</sub> = 5V		0.5	1.5	V
		V <sub>CC</sub> = 10V		1	2	V
		V <sub>CC</sub> = 15V		1.5	2.5	V
I <sub>rp</sub>	Row Pull-Up Current at Y1, Y2, Y3, Y4 and Y5 Inputs	V <sub>CC</sub> = 5V, V <sub>IN</sub> = 0.1 V <sub>CC</sub>		-2	-5	μA
		V <sub>CC</sub> = 10V		-10	-20	μA
		V <sub>CC</sub> = 15V		-22	-45	μA
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	V <sub>CC</sub> = 5V, I <sub>O</sub> = -10 μA	4.5			V
		V <sub>CC</sub> = 10V, I <sub>O</sub> = -10 μA	9			V
		V <sub>CC</sub> = 15V, I <sub>O</sub> = -10 μA	13.5			V
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	V <sub>CC</sub> = 5V, I <sub>O</sub> = 10 μA			0.5	V
		V <sub>CC</sub> = 10V, I <sub>O</sub> = 10 μA			1	V
		V <sub>CC</sub> = 15V, I <sub>O</sub> = 10 μA			1.5	V
R <sub>on</sub>	Column "ON" Resistance at X1, X2, X3 and X4 Outputs	V <sub>CC</sub> = 5V, V <sub>O</sub> = 0.5V		500	1400	Ω
		V <sub>CC</sub> = 10V, V <sub>O</sub> = 1V		300	700	Ω
		V <sub>CC</sub> = 15V, V <sub>O</sub> = 1.5V		200	500	Ω
I <sub>CC</sub>	Supply Current Osc at 0V, (one Y low)	V <sub>CC</sub> = 5V		0.55	1.1	mA
		V <sub>CC</sub> = 10V		1.1	1.9	mA
		V <sub>CC</sub> = 15V		1.7	2.6	mA
I <sub>IN(1)</sub>	Logical "1" Input Current at Output Enable	V <sub>CC</sub> = 15V, V <sub>IN</sub> = 15V		0.005	1.0	μA
I <sub>IN(0)</sub>	Logical "0" Input Current at Output Enable	V <sub>CC</sub> = 15V, V <sub>IN</sub> = 0V	-1.0	-0.005		μA
<b>CMOS/LPTTL INTERFACE</b>						
V <sub>IN(1)</sub>	Except Osc and KBM Inputs	V <sub>CC</sub> = 4.75V	V <sub>CC</sub> - 1.5			V
V <sub>IN(0)</sub>	Except Osc and KBM Inputs	V <sub>CC</sub> = 4.75V			0.8	V
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	I <sub>O</sub> = -360 μA	2.4			V
		V <sub>CC</sub> = 4.75V I <sub>O</sub> = -360 μA				
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	I <sub>O</sub> = -360 μA			0.4	V
		V <sub>CC</sub> = 4.75V I <sub>O</sub> = -360 μA				

**DC Electrical Characteristics (Continued)**

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>OUTPUT DRIVE (See Family Characteristics Data Sheet) (Short Circuit Current)</b>						
I <sub>SOURCE</sub>	Output Source Current (P-Channel)	V <sub>CC</sub> = 5V, V <sub>OUT</sub> = 0V, T <sub>A</sub> = 25°C	-1.75	-3.3		mA
I <sub>SOURCE</sub>	Output Source Current (P-Channel)	V <sub>CC</sub> = 10V, V <sub>OUT</sub> = 0V, T <sub>A</sub> = 25°C	-8	-15		mA
I <sub>SINK</sub>	Output Sink Current (N-Channel)	V <sub>CC</sub> = 5V, V <sub>OUT</sub> = V <sub>CC</sub> , T <sub>A</sub> = 25°C	1.75	3.6		mA
I <sub>SINK</sub>	Output Sink Current (N-Channel)	V <sub>CC</sub> = 10V, V <sub>OUT</sub> = V <sub>CC</sub> , T <sub>A</sub> = 25°C	8	16		mA

**AC Electrical Characteristics (Note 3)**


T<sub>A</sub> = 25°C, C<sub>L</sub> = 50 pF, unless otherwise noted

Symbol	Parameter	Conditions	Min	Typ	Max	Units
t <sub>pd0</sub> , t <sub>pd1</sub>	Propagation Delay Time to Logical "0" or Logical "1" from D.A.	C <sub>L</sub> = 50 pF (Figure 1) V <sub>CC</sub> = 5V V <sub>CC</sub> = 10V V <sub>CC</sub> = 15V		60 35 25	150 80 60	ns ns ns
t <sub>0H</sub> , t <sub>1H</sub>	Propagation Delay Time from Logical "0" or Logical "1" into High Impedance State	R <sub>L</sub> = 10k, C <sub>L</sub> = 10 pF (Figure 2) V <sub>CC</sub> = 5V, R <sub>L</sub> = 10k V <sub>CC</sub> = 10V, C <sub>L</sub> = 10 pF V <sub>CC</sub> = 15V		80 65 50	200 150 110	ns ns ns
t <sub>H0</sub> , t <sub>H1</sub>	Propagation Delay Time from High Impedance State to a Logical "0" or Logical "1"	R <sub>L</sub> = 10k, C <sub>L</sub> = 50 pF (Figure 2) V <sub>CC</sub> = 5V, R <sub>L</sub> = 10k V <sub>CC</sub> = 10V, C <sub>L</sub> = 50 pF V <sub>CC</sub> = 15V		100 55 40	250 125 90	ns ns ns
C <sub>IN</sub>	Input Capacitance	Any Input (Note 4)		5	7.5	pF
C <sub>OUT</sub>	3-STATE Output Capacitance	Any Output (Note 4)		10		pF

**Note 3:** AC Parameters are guaranteed by DC correlated testing.



**Note 4:** Capacitance is guaranteed by periodic testing.

## Switching Time Waveforms



$T1 \approx T2 = RC$ ,  $T3 \approx 0.7 RC$ , where  $R = 10k$  and  $C$  is external capacitor at KBM input.


**FIGURE 1.**




**FIGURE 2.**

## Typical Performance Characteristics


Typical  $I_{rp}$  vs  $V_{IN}$  at Any Y Input




Typical  $R_{on}$  vs  $V_{OUT}$  at Any X Output



Typical  $F_{SCAN}$  vs  $C_{OSC}$




Typical Debounce Period vs  $C_{KBM}$




## Typical Applications

Synchronous Handshake (74C922)



The keyboard may be synchronously scanned by omitting the capacitor at osc. and driving osc. directly if the system clock rate is lower than 10 kHz


Synchronous Data Entry Onto Bus (74C922)



Outputs are enabled when valid entry is made and go into 3-STATE when key is released.


The keyboard may be synchronously scanned by omitting the capacitor at osc. and driving osc. directly if the system clock rate is lower than 10 kHz

**Asynchronous Data Entry Onto Bus (74C922)**



Outputs are in 3-STATE until key is pressed, then data is placed on bus. When key is released, outputs return to 3-STATE.

**Expansion to 32 Key Encoder (74C922)**



## Theory of Operation

The 74C922 / 74C923 Keyboard Encoders implement all the logic necessary to interface a 16 or 20 SPST key switch matrix to a digital system. The encoder will convert a key switch closure to a 4(74C922) or 5(74C923) bit nibble. The designer can control both the keyboard scan rate and the key debounce period by altering the oscillator capacitor,  $C_{OSC}$ , and the key bounce mask capacitor,  $C_{MSK}$ . Thus, the 74C922 / 74C923's performance can be optimized for many keyboards.

The keyboard encoders connect to a switch matrix that is 4 rows by 4 columns (74C922) or 5 rows by 4 columns (74C923). When no keys are depressed, the row inputs are pulled high by internal pull-ups and the column outputs sequentially output a logic "0". These outputs are open drain and are therefore low for 25% of the time and otherwise off. The column scan rate is controlled by the oscillator input, which consists of a Schmitt trigger oscillator, a 2-bit counter, and a 2-4-bit decoder.

When a key is depressed, key 0, for example, nothing will happen when the X1 input is off, since Y1 will remain high. When the X1 column is scanned, X1 goes low and Y1 will go low. This disables the counter and keeps X1 low. Y1

going low also initiates the key bounce circuit timing and locks out the other Y inputs. The key code to be output is a combination of the frozen counter value and the decoded Y inputs. Once the key bounce circuit times out, the data is latched, and the Data Available (DAV) output goes high.


If, during the key closure the switch bounces, Y1 input will go high again, restarting the scan and resetting the key bounce circuitry. The key may bounce several times, but as soon as the switch stays low for a debounce period, the closure is assumed valid and the data is latched.

A key may also bounce when it is released. To ensure that the encoder does not recognize this bounce as another key closure, the debounce circuit must time out before another closure is recognized.

The two-key roll-over feature can be illustrated by assuming a key is depressed, and then a second key is depressed. Since all scanning has stopped, and all other Y inputs are disabled, the second key is not recognized until the first key is lifted and the key bounce circuitry has reset.


The output latches feed 3-STATE, which is enabled when the Output Enable ( $\overline{OE}$ ) input is taken low.

**Physical Dimensions** inches (millimeters) unless otherwise noted




**DIP18封装图**

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



**DIP20封装图**



SOP20封装图