

# Dual JK flip-flop with set and reset; negative-edge trigger

#### **Description:**

The74HC112isahigh-speedSi-gateCMOSdevices and are pin compatible with low power Schottky TTL

(LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC112 is dual negative-edge triggered

JK-type flip-flops featuring individual nJ, nK, clock (nCP),set (nSD) and reset (nRD) inputs.

The set and reset inputs, when LOW, set or reset the outputs as shown in the function table regardless of the levels at the other inputs.

#### Features:

-Asynchronous set and reset

-Output capability: standard


-lcc category: flip-flops

#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 13	1 <del>CP</del> , 2 <del>CP</del>	clock input (HIGH-to-LOW, edge triggered)
2, 12	1K, 2K	data inputs; flip-flops 1 and 2
3, 11	1J, 2J	data inputs; flip-flops 1 and 2
4, 10	$1\overline{S}_D$ , $2\overline{S}_D$	set inputs (active LOW)
5, 9	1Q, 2Q	true flip-flop outputs
6, 7	1\overline{Q}, 2\overline{Q}	complement flip-flop outputs
8	GND	ground (0 V)
15, 14	$1\overline{R}_D$ , $2\overline{R}_D$	reset inputs (active LOW)
16	V <sub>CC</sub>	positive supply voltage



## Logic diagram:



## **FUNCTION TABLE**

OPERATING MODE		IN	OUTPUTS				
OPERATING MODE	n∇D	$n\overline{R}_D$	nCP	nJ	nK	nQ	nQ
asynchronous set	L	Н	Х	Х	Х	Н	L
asynchronous reset	Н	L	Х	Х	Х	L	Н
undetermined	L	L	Х	Х	Х	Н	L
toggle	Н	Н	<b>↓</b>	h	h	q	q
load "0" (reset)	н	Н	↓	- 1	h	L	Н
load "1" (set)	н	Н	↓	h	-1	Н	L
hold "no change"	Н	Н	↓ ↓	1	I	q	q




### **AC CHARACTERISTICS**

	PARAMETER	T <sub>amb</sub> (°C)							TEST CONDITIONS		
SYMBOL		74HC								MANGEODIAG	
		+25			-40 to +85   -40 to		-40 t	o +125	UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.		(*)	
			55	175		220		265		2.0	
t <sub>PHL</sub> / t <sub>PLH</sub> propagati nCP to n	propagation delay		20	35		44		53	ns	4.5	Fig.6
	THOI TO TIQ		16	30		37		45		6.0	
	propagation dolay		55	175		220		265		2.0	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay		20	35		44		53	ns	4.5	Fig.6
	nor to no		16	30		37		45		6.0	
	propagation delay		58	180		225		270		2.0	
t <sub>PHL</sub> / t <sub>PLH</sub>	nR <sub>D</sub> to nQ, nQ		21	36		45		54	ns	4.5	Fig.7
	m to ma, ma		17	31		38		46		6.0	
	propagation dolay		50	155		295		235		2.0	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay		18	31		39		47	ns	4.5	Fig.7
			14	26		33		40		6.0	
			19	75		95		110		2.0	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Fig.6
			6	13		16		19		6.0	
	ala als mula a sui alth	80	22		100		120			2.0	
t <sub>W</sub>	clock pulse width HIGH or LOW	16	8		20		24		ns	4.5	Fig.6
	THOIT OF LOW	14	6		17		20			6.0	
	eet or reset pulse width	80	22		100		120			2.0	
t <sub>W</sub>	set or reset pulse width LOW	16	8		20		24		ns	4.5	Fig.7
		14	6		17		20			6.0	
	removal time nRD to nCP	80	22		125		150			2.0	
t <sub>rem</sub>		16	8		25		30		ns	4.5	Fig.7
		14	6		21		26			6.0	
	removal time nSD to nCP	80	-19		100		120			2.0	
+		16	<b>-7</b>		20		24		ns	4.5	Fig.7
		14	-6		17		20			6.0	
	set-up time	80	19		100		120			2.0	
	nJ, nK to nCP	16	7		20		24		ns	4.5	Fig.6
		14	6		17		20			6.0	
t <sub>h</sub>	hold time nJ, nK to nCP	0	-11		0		0			2.0	
		0	-4		0		0		ns	4.5	Fig.6
		0	-3		0		0			6.0	
	maximum clock pulse	6	20		4.8		4.0			2.0	
f <sub>max</sub>	frequency	30	60		24		20		MHz	4.5	Fig.6
	noquency	35	71		28		24			6.0	



#### **AC WAVEFORMS**



(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ .

The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig.6 Waveforms showing the clock  $(n\overline{CP})$  to output  $(nQ, n\overline{Q})$  propagation delays, the clock pulse width, the nJ, nK to  $n\overline{CP}$  set-up times, the nD, nK hold times, the output transition times and the maximum clock pulse frequency.





Fig.7 Waveforms showing the set  $(n\overline{S}_{\underline{D}})$  and reset  $(n\overline{R}_{\underline{D}})$  input to output  $(nQ, n\overline{Q})$  propagation delays, the set and reset pulse width and the  $n\overline{R}_{\underline{D}}$  and  $n\overline{S}_{\underline{D}}$  to  $n\overline{CP}$  removal time.




## PACKAGE MECHANICAL DATA

#### DIP16









Dimensions In Millimeters								
Symbol:	Min:	Max:	Symbol:	Min:	Max:			
Α	6.100	6.680	L	0.500	0.800			
В	18.940	19.560	а	1.524 TYP				
D	8.200	9.200	b	0.889 TYP				
D1	7.42	7.820	С	0.457 TYP				
E	3.100	3.550	d	2.540 TYP				
L	0.500	0.800						

## SOP16





Dimensions In Millimeters								
Symbol:	Min:	Min: Max: Symbol: Min:						
Α	1.225	1.570	D	0.400	0.950			
A1	0.100	0.250	Q	0°	8°			
В	9.800	10.00	а	0.420 TYP				
С	5.800	6.250	b	1.270 TYP				
C1	3.800	4.000						